Difficulties in obtaining high-performance p-type transistors and gate insulator charge-trapping effects present two major challenges for III-V complementary metaloxide semiconductor (CMOS) electronics. We report a p-GaAs nanowire metal-semiconductor field-effect transistor (MESFET) that eliminates the need for a gate insulator by exploiting the Schottky barrier at the metal-GaAs interface. Our device beats the bestperforming p-GaSb nanowire metal-oxide-semiconductor field effect transistor (MOS-FET), giving a typical sub-threshold swing of 62 mV/dec, within 4% of the thermal limit, on-off ratio ∼ 10 5 , on-resistance ∼ 700 kΩ, contact resistance ∼ 30 kΩ, peak transconductance 1.2 µS/µm and high-fidelity ac operation at frequencies up to 1
threshold swing (820 mV/dec). Vertical p-GaSb MOSFET arrays have since been developed towards scale-up and applications; 21, 22 we will return to these later. A complexity with using GaSb nanowires is the need to grow on GaAs or InAs stems to achieve high quality and yield.
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Figure 1: Device Structure. a Schematic diagram and b Scanning electron micrograph of our p-GaAs nanowire MESFET structure. It features a ∼ 120 nm diameter GaAs nanowire with an undoped core (light green in a) and a nominally 30 nm thick Be-doped shell (dark green). The nominal shell acceptor density N A = 1.5 × 10 19 cm −3 . The nanowire is thinned near the middle of its length via a lithographically patterned wet-etch to facilitate Schottkygating as described in the text. The device has three electrodes (yellow): source (S), drain (D) and a Schottky-gate (G). The typical gate length for our devices is 600 − 750 nm. The scale bar in b represents 1 µm.
Here we report on the development of a p-GaAs nanowire metal-semiconductor fieldeffect transistor (MESFET) with sub-threshold swing S = 62 mV/dec, normalised peak transconductance g m = 1.2 µS/µm, on-off ratio 10 5.1 , on-resistance as low as 715 kΩ, contact resistance ∼ 30 kΩ, a field-effect hole mobility ∼ 5 cm 2 /Vs and high-fidelity operation at frequencies up to 10 kHz. Two notable aspects of GaAs nanowires are the capacity for direct self-catalysed growth, 25 including on Si substrates, 26, 37 and surface-states that pin the surface Fermi energy to mid-gap giving metal-semiconductor interfaces with a substantial Schottky barrier, typically ∼ 0.5 eV. 27 The latter can be both an advantage and a disadvantage. On the positive side, it enables us to make Schottky gates. This simplifies the device processing as the gates become self-insulating, removing the need for an added insulator layer, e.g., Al 2 O 3 or HfO 2 . The disadvantage is the difficulty involved in achieving lowresistance ohmic contacts to p-GaAs nanowires. Low resistance contacts (∼ 30 kΩ) can be achieved using GaAs nanowires with a heavily Be-doped shell, 28 however, such heavy doping means conventional metal-oxide gating fails. 29 Here we demonstrate that this problem can be overcome by carefully etching the nanowire to reduce the local Be-doping density at the locations where gates are patterned prior to depositing gate metal directly on the nanowire surface. Our approach provides both strong, low-leakage gating and low contact resistance simultaneously. It opens a path to high performance p-GaAs nanowire transistors without oxide gate-insulators, which entail substantial issues with charge trapping and gate hysteresis. [31] [32] [33] Our p-GaAs nanowire MESFETs could potentially be paired with n-InGaAs,
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n-GaAs 34 or n-AlGaAs/GaAs MESFETs 11 to produce high-performance oxide-free complementary circuit architectures.
A controlled near-monolayer accuracy etch for GaAs nanowires Figure 1 shows a schematic of the p-GaAs nanowire MESFET structure and a scanning electron micrograph of a completed device. The nanowire is grown as an undoped core with a heavily Be-doped shell (see Methods for full details), however, this does not mean the Be-dopants remain confined to the shell alone. Be has a high diffusion constant in GaAs, 36 which means significant amounts of the Be diffuse into the otherwise-undoped core. 37 The result is a roughly constant doping density in the shell and a monotonically decreasing doping density moving into the core; 37 for a much higher doping density than we use, this can result in a fully doped core. 38 This aspect of the doping profile is crucial to properly understanding our device. It also underpins our ability to make devices with high repeatability and yield given a well-engineered nanowire etch process. We leave the shell intact at the source and drain contacts as shown in Fig. 1 to minimise the contact resistance. The key is then to thin the nanowire and thereby reduce the doping level at the gate location just enough for the channel to become electrostatically gateable in the region where the gates are placed. This requires a careful balance -etch insufficiently and the gate either fails to function 29 and/or leaks current to the nanowire; etch too much and the on-resistance become undesirably high and the on-off ratio falls.
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Note that it is vital that some doping remains in the etched region to counteract the GaAs surface-states, which pin the Fermi energy at mid-gap, and then provide the free holes required to achieve conduction through the etched channel segment. The gate-etch is thus administered completely ignoring the location of the core-shell boundary. Indeed, for our optimum devices below, we completely etch the shell and somewhat into the core.
We used a phosphoric acid With this in mind, one could suggest using a thinner shell and increasing the doping density to avoid loss in contact performance. The issue here is that this drives dopant diffusion into the core, 38 as discussed above, requiring a deeper gate-etch to achieve a functional doping level at the gated segment. This defeats the purpose of thinning the shell in the first place.
An important consideration when performing the gate-etch for a GaAs nanowire MES-FET is the stage where the etch is performed. The simplest option is to pattern the source and drain contacts first and use these as a mask for a 'self-aligned' gate-etch. 42 The outcome is shown in Fig. 2a , where the nanowire etches much faster local to the contact edges than near the middle, presumably due to metal-assisted etching. 43 This is supported by the fact that the nanowire segment off to the left in Fig. 2a , which was also exposed to the etchant, is not as heavily etched. We avoided this problem by performing the etch prior to contact deposition, using EBL-patterned polymethylmethacrylate (PMMA) resist as the etch mask.
This gives the more even gate-etch shown in Fig. 2b , and was the etch process used to obtain the device shown in Fig. 1b . The fact that the nanowire is sitting on a substrate may slightly reduce the etch rate at the bottom of the nanowire, which could produce a slight inhomogeneity in doping density on this side. We do not expect this effect to be substantial given the same issue did not adversely affect our earlier horizontal wrap-gate nanowire devices,
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where a similar wet-etch was administered, or appear to be detrimental to the performance of the devices made here. This issue would be eliminated entirely in the vertical orientation preferred for applications. and source-drain current I sd (red/bottom panel) vs time t for gate drive frequencies f of a 100 Hz, b 1 kHz and c 10 kHz. d source-drain current I sd vs gate voltage V g for increasing V g (red) and decreasing V g (green) demonstrating the minimal gate hysteresis in this device for f = 100 Hz operation (n.b. hysteresis is sufficiently small that the green trace is hidden by the red trace in Fig. 5d ).
Obtaining high-performance p-GaAs nanowire MESFETs with controlled gatesegment etching The challenge in the fabrication is to identify the appropriate t etch needed to optimise electrical performance. Optimum performance was obtained for t etch = 40 s, yielding the electrical characteristics in Fig. 3 . Figure 3a shows I sd versus V sd at four different top-gate voltages V tg . The I sd versus V sd characteristic is relatively linear for V tg = 0 V, with slope corresponding to an unbiased channel resistance R on ∼ 700 kΩ. The typical contact resistance at T = 300 K for these nanowires is 29 ± 15 kΩ. 28 An increasingly positive V tg results in reduced I sd at a given V sd , as expected for a p-MESFET, without severe degradation in source-drain characteristics. Figure 3b shows I sd versus V tg at V sd = 100 mV at T = 300 K. We obtain remarkably strong gating with a sub-threshold swing of 62±7 mV/dec at T = 300 K. This is within 4% of the room-temperature thermal limit of 59.6 mV/dec, which is indicated by the black dashed line in Fig. 3b for comparison. The T = 300 K data has on-off ratio 10 5.1 , threshold voltage V th = +1.3 V and relatively low hysteresis; the up and down traces in Fig. 3b are separated by only 80 mV in V tg at I sd = 10 −10 A. We will comment further on normalised on-current, peak transconductance and field-effect mobility in our benchmarking comparison to other devices below.
Potential for studying hole-based quantum devices Our device architecture may also be useful for quantum device applications. A concern is that gate-etch might cause conduction to freeze-out before sufficiently low temperature for observing quantum effects is attained. To test this we repeated the I sd versus V tg characterisation after cooling to T = 4 K, as shown in Fig. 3c . The on-resistance increases slightly to R on ∼ 1.6 MΩ consistent with the etched channel segment being non-metallic. Strong gating is retained but the sub-threshold swing of 15 ± 7 mV/dec is not as close to the respective thermal limit (0.8 mV/dec at T = 4 K -black dot-dashed line in Fig. 3c for comparison) . This is a positive outcome for quantum device applications, as very steep gate response makes it harder to control/study quantum effects, e.g., 1D conductance quantization 46-48 and can increase noise as smaller gate voltage fluctuations give a stronger effect. The on-off ratio at T = 4 K remains high (10 4.6 ) and the threshold voltage V th = +1.1 V shifts slightly closer to zero, consistent with reduced ionized dopant density due to freeze-out. The hysteresis is also improved significantly upon cooling. Optimisation of the gate-etch for quantum device applications will be subject of a separate study.
Comparison of performance with p-GaSb nanowire MOSFETs The most notable competitor for our devices is the p-GaSb nanowire MOSFET, which is the current device of choice for complementary architectures featuring III-V nanowires. We will make this comparison in two stages. First we will compare to horizontally-oriented single nanowire devices to make a direct 'like-for-like' performance comparison. We will then benchmark against more recently developed vertical nanowire array devices to consider prospects for scale-up and applications.
Dey et al. 19 previously reported single InAs/GaSb nanowire CMOS inverter oriented horizontally on a SiO 2 -on-Si substrate. Their p-GaSb MOSFET featured a nanowire with diameter 65 nm and a gate length of ∼ 500 nm, giving sub-threshold swing S = 400 mV/dec, peak transconductance g m = 3.4 µS/µm, on-off ratio ∼ 10 1.8 and a normalised on-resistance R on,n = 212 Ω.mm at room temperature. Babadi et al. 20 improved R on,n to 3.9 Ω.mm by moderate doping with Zn coupled with a reduced gate length of 200 nm. This improved the peak transconductance to g m = 80 µS/µm but also led to a significantly reduced subthreshold swing of 820 mV/dec. 20 there will inevitably be some GaAs native oxide at the gate interface because the processing is not carried out in a fully oxygen-free environment. Charge trapping by oxide at gate interfaces is a well-known contributor to gate hysteresis in nanowire transistors. [31] [32] [33] The data in Fig. 3b indicates low hysteresis under dc operation; this performance is retained under ac conditions also. Figure 4d shows the device response to a triangle-wave V tg signal between 0.0 and +0.5 V at f = 100 Hz with the up-sweep to +0.5 V data in green and the down-sweep data in red. Up and down sweeps are separated by a constant offset at higher frequencies (see Supplementary Fig. S3 ). We attribute this to a displacement current induced by the high gate-sweep rate. Regarding benchmarking of the frequency performance against p-GaSb, Dey et al. 19 only present characteristics for their inverter and not their pGaSb MOSFET alone unfortunately. However, their inverter frequency response will be limited by the slowest component, which is inevitably the p-GaSb MOSFET, giving some indication of its performance. The frequency performance of our p-GaAs MESFET appears at least as good by this comparison -a more conclusive benchmarking would require a careful comparative study beyond the scope of the current work.
A notable aspect of our devices is the low gate leakage current despite the lack of an oxide gate insulator. We obtain gate leakage current I tg < 50 pA over the entire operating range for devices with t etch = 40 s. The gate-etch is essential to obtaining low gate leakage;
for t etch = 0 s we get I tg ∼ 10 nA at V tg = +2 V (see Supplementary Fig. S4 ), as expected, since in this instance the heavy shell doping makes the metal gate electrode into an ohmic contact. 49 For t etch > 40 s we get 100% yield of leakage-free gates albeit with reduced gate performance -Data obtained for t etch = 50 s and 60 s corresponding to Figs. 3 and 4 is presented in Supplementary Figs. S5 − 8 to demonstrate this. At t etch = 40 s we get excellent performance but the yield of leakage-free gates is only ∼ 70% and drops sharply for shorter etch times. This makes t etch = 40 s optimum on both performance and yieldto-performance measures, however, this would naturally vary for different growth conditions and require optimisation on a growth-batch basis. This performance compares very well to other single nanowire MESFETs, for example, Noborisaka et al. 35 report leakage currents between 1 and 700 pA for a n-InGaAs device, Fortuna & Li 34 report 20 pA to 30 nA for a n-GaAs device, and Liu et al. 50 report 10 − 20 pA for a p-Zn 3 P 2 device.
Prospects for scale-up Development for practical applications tends to focus on vertical nanowire arrays over horizontal single nanowire devices for reasons of higher current carrying capacity, improved gate coupling and scalability, and capacitance management for high-frequency operation. 6, 8 A key aspect in vertical array devices is that the gate-length is no longer constrained by lithography and instead controlled by layer thicknesses during processing, facilitating scaling to sub-100 nm gate length. This pathway has already been taken for p-GaSb, with the single horizontal nanowire devices of Dey et al. 19 and Babadi et al. 20 translated into vertical nanowire array structures by, e.g., Svensson et al. 21 and
Jönsson et al. 22 The nanowire III-V CMOS on Si inverter structures by Jönsson et al.
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represent the state-of-the-art in the field and feature a p-GaSb device containing an array of 144 nanowires with 350 nm pitch, 40 nm diameter and 70 nm gate length. These transistors give sub-threshold swing 273 mV/dec, normalised on-resistance 5.9 Ω.mm and peak transconductance 74 µS/µm. The on-resistance and peak transconductance are superior, as one would expect for an array. Our sub-threshold swing is better, but we have to acknowledge that this metric is often compromised slightly in array structures by wire-to-wire variations.
Benchmarking on ac operation is difficult because such data is limited for p-GaSb array transistors. Svensson et al. 21 demonstrate ac operation of an inverter featuring n-InAs and p-GaSb vertical nanowire array transistors at 1 kHz with good fidelity but report significant distortion at higher frequencies due to parasitic capacitance issues. These issues are more related to the vertical nanowire array layout than the nanowire channel itself; at this point the only comment we can make is that our p-GaAs nanowire performance does not indicate that scale-up to arrays for high frequency operation would be obviously problematic.
Potential for complementary GaAs nanowire MESFET circuits Looking forwards, an interesting consideration is the scope for complementary circuits featuring only (In,Al)GaAs nanowire MESFETs, which would require an n-channel device to complement the p-GaAs design we present here. We see several alternatives. The first is a pure GaAs implementation. Fortuna and Li 34 reported a n-GaAs nanowire MESFET featuring a nanowire grown epitaxially along the surface of a (100)GaAs substrate. We demonstrated a p-GaAs nanowire MESFET with strong electronic performance by taking a GaAs nanowire with an undoped core and heavily Be-doped shell and carefully etching the nanowire at the gate location to enable a Schottky-gate without compromising on contact resistance. We obtain a sub-threshold swing of 62 ± 7 mV/dec, within 4% of the room-temperature thermal limit, on-off ratio ∼ 10 5 , on-resistance ∼ 700 kΩ and typical contact resistance ∼ 30 kΩ. Accounting for nanowire diameter, we obtain a normalised onresistance of 137 Ω.mm and peak transconductance of g m = 1.3 µS/µm. We estimate a fieldeffect hole mobility of ∼ 5 cm 2 /Vs for our device. Our overall single MESFET performance is competitive with that obtained for single horizontal p-GaSb nanowire MOSFETs, 19, 20 and suggests that scale-up to vertical nanowire transistor arrays may lead to devices that could potentially compete well with p-GaSb vertical nanowire array transistors. 
Methods
The GaAs nanowires were self-catalysed 52 and grown by molecular beam epitaxy on (111)Si.
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The undoped core was grown at 630
• C using As 4 and a V/III flux ratio of 60 for 30 − 45 min.
The Be-doped shell was grown at 465
• C using As 2 and a V/III ratio of 150 for 30 min.
giving nanowires with shell acceptor density N A = 1.5 × 10 19 cm −3 , diameter 120 ± 20 nm and length 5 − 7 µm. These nanowires are the highest doping density from earlier work on contacts to p-GaAs nanowires. 28 The nanowires are pure zincblende crystal phase but may have short wurtzite segments at the ends; 26 these wurtzite segments will be buried under the source/drain contacts. Nanowires were dry-transferred to a pre-patterned HfO 2 /SiO 2 -coated n + -Si substrate for device fabrication. The heavily-doped substrate was used as a global back-gate for control studies. The source and drain contacts were defined by electronbeam lithography (EBL) and thermal evaporation of 200 nm of 1 : 99 Be:Au alloy (ACI alloys) and were not thermally annealed. 28 The thin GaAs native oxide was removed at the contact interfaces by a 30 s etch in 10% HCl solution immediately prior to contact deposition. The 20/180 nm Ti/Au gate electrode was formed in a separate round of EBL and metal deposition. Electrical measurements were performed at temperature T = 300 K in ambient atmosphere and at T = 4 K by immersion in liquid helium. The source-drain current I sd was measured using a Keithley 6517A electrometer for the dc measurements in Fig. 3 and using a Femto DLPCA-200 pre-amplifier connected to a National Instruments USB-6216 data acquisition system for the ac measurements in Fig. 4 . Keithley K2410 voltage sources supplied the source-drain voltage V sd , top-gate voltage V tg and back-gate voltage V bg (back-gate used in control studies only) for the dc measurements. In the ac measurements V tg was instead supplied from a Stanford Research Systems DS345 signal generator.
Supporting Information. Additional fabrication details and electrical data, as well as a discussion of attempts with sulfur-oleylamine etchant. This material is available free of charge via the Internet at http://pubs.acs.org.
